International Journal for Research in Engineering Application & Management (IJREAM)
ISSN : 2454-9150 Vol-03, Issue-06, Sep 2017

Design of Low Power CMOS Circuits using Multi-Threshold Voltage CMOS Technology

[1]R.Purushotham Naik, [2]Dr. Sachin Saxena

[1]Research Scholar, [2]Professor, [1,2]Department of ECE, [1,2]SUN RISE UNIVERSITY, ALWAR, RAJASTHAN, India.

Abstract: In CMOS rationale circuits, the decrease in the threshold voltage because of voltage scaling prompts increment in the sub limit spillage current and henceforth static power dispersal. In spite of the fact that power utilization is critical for current VLSI outline, operation speed and possessed territory are as yet the principle necessities of the VLSI plan. Multi limit voltage CMOS (MTCMOS) innovation is a decent arrangement which gives a superior and low-control Design with no range overhead. The downsizing of innovation in CMOS circuits brings about the down scaling of edge voltage consequently expanding the sub-limit spillage current. An IC comprises of many circuits of which a few circuits comprises basic way like full snake, while a few circuits like multiplexer and decoder has no predetermined basic way. LECTOR is a system for outlining spillage control lessened CMOS circuits without influencing the dynamic power dissemination, which can be utilized for circuits with no predefined basic ways. MTCMOS, a productive system to accomplish low power and also fast, is utilized for the circuits which have basic way. This paper exhibits the investigation for spillage current and spread postponement in CMOS circuits executing LECTOR and MTCMOS systems utilizing Nano scale advancements.

Keywords – CMOS, Low Power, Voltage, VLSI, multiplexer & Decoder, Low Control Design.

I. INTRODUCTION

Since the innovation of the primary Integrated Circuit (IC), silicon innovation downsizing keeps on taking care of the expanding requests for higher usefulness and better execution at a lower cost. Power dissemination, however not by any stretch of the imagination overlooked, has been of little worry as of not long ago. The advances in VLSI incorporation innovation have made it conceivable to put an entire System on a Chip (SoC) which encourages the improvement of compact frameworks. Versatile battery controlled applications, for example, scratch pad PCs, mobile phones, Personal Digital Assistants (PDAs), and military types of gear profile control dissemination as a basic parameter in advanced VLSI outline. Downsizing of edge voltage Vt brings about exponential increment of the sub edge spillage current. It can be seen from Fig.1 that the spillage control is less contrasted with the dynamic power for 180nm innovation. At the point when the innovation scaling achieved 65nm, the spillage control practically rose to the dynamic power. Thus, productive spillage control diminishment strategies are extremely basic for the profound submicron and nanometer circuits. Despite the fact that power utilization is essential for current VLSI outline, operation speed and involved range are as yet the primary necessities of the VLSI plan.



Fig. 1 Leakage and dynamic power consumption with technology scaling.

II. RELATED WORK

Numerous systems have been appeared to conquer the spillage control issue in the nano scale innovation, yet those strategies

 DOI : 10.18231/2454-9150.2017.0011

have tradeoff between region, delay and furthermore dynamic power. Some of those procedures are as depicted in this area.

2.1 Sleep transistor technique

This is one of the methods proposed for spillage lessening, which kills the gadget by removing the supply voltage. Massive NMOS as well as PMOS gadget called rest transistor is utilized as a part of a way between supply voltage and ground, making virtual power and ground rails in the circuit . This makes a negative impact on the exchanging pace of the circuit when the circuit is working in dynamic mode. Extra equipment is expected to recognize the sit out of gear areas of the circuit and the era of the rest flag. Notwithstanding when the circuit is in a sit out of gear express, this extra equipment expends control all through the circuit operation to control the rest transistors and ceaselessly screen the circuit state.

2.2 Forced stack technique

Constrained stacking presents an extra transistor for each contribution of the door in both N-system and P-arrange. This guarantees two transistors are OFF rather than one for each OFF-contribution of the door and thus makes a critical investment funds on the spillage current [6]. Be that as it may, the stacking prerequisite for each information presented by the constrained stacking lessens the drive current of the entryway essentially. This outcomes in an adverse effect on the speed of the circuit.



Fig. 2 Logic diagram for 1-bit full adder.

III. CIRCUIT DESIGN WITH MTCMOS TECHNOLOGY

MTCMOS innovation gives an answer for the elite and low power outline prerequisites of present day plans. MTCMOS innovation gives the transistors that have low, ordinary and high limit voltage . This innovation is a successful circuit level system that gives an elite and low-control configuration by using both low and high limit voltage transistors. Low-edge voltage transistors have rapid execution however high-control utilization. High-limit voltage transistors have low-control utilization however low speed execution. While the low-limit voltage transistors are utilized to lessen the proliferation defer time in the basic way, the high-edge voltage transistors are utilized to diminish the power utilization in the most brief way . This paper portrays a low-power and rapid outline for full viper, 4-bit swell convey snake and 4×4 multiplier circuits with MTCMOS innovation.

A. Plan of full snake

When we include three bits A, B and Cin (input convey), at that point the Boolean capacity of the total and convey are given as Sum = A B

Convey = AB + (A B) Cin

Fig. 2 demonstrates the rationale outline of 1-bit full viper cell. The full snake contains 3 inputs (A, B, Cin) and 2 yields (Sum and Carry). For the full viper circuit, convey way is the longest way and whole way is the most brief way.

We utilize low-edge voltage transistors, ordinary edge voltage transistors and high-edge voltage transistors in the circuit outline. Since convey way is the longest way in the circuit, the low-limit voltage transistors are utilized as a part of this way to diminish the spread postpone time in the basic way. The second selective OR door display in the aggregate way is outlined with high-edge voltage transistors to decrease the power utilization in the most limited way. The remaining AND door is composed with ordinary limit voltage transistor.

IV. LECTOR and MTCMOS techniques

An IC comprises of many circuits of which a few circuits have basic way, while a few circuits have no predetermined basic

 DOI : 10.18231/2454-9150.2017.0011

way. LECTOR method is utilized to configuration circuits with no basic way and MTCMOS procedure is utilized to configuration circuits with basic ways.

4.1 LECTOR technique and its applications

The Leakage Control Transistor (LECTOR) procedure depends on the viable stacking of transistors in the way from supply voltage to ground. The thought behind this system from is that "a state with more than one transistor OFF in a way from supply voltage to ground is far less cracked than a state with just a single transistor OFF in any supply to ground way." In this strategy, for each CMOS entryway, two spillage control transistors (LCTs) were presented, a PMOS added to the draw up organize and a NMOS added to the draw down system. The entryway terminal of each LCT is controlled by the wellspring of the other, with the end goal that one of the LCTs is constantly close to its cutoff locale of operation. In view of this game plan, extra resistance is given in the way, diminishing the sub-limit spillage current. This paper outlines LECTOR method with the instance of CMOS rationale circuit, viz., Decoder. LECTOR NAND gate is appeared in Figure 1. Two spillage control transistors LCT1 (PMOS) and LCT2 (NMOS) are presented at the hubs N1and N2 separately of the draw up and pull-down rationale of the NAND gate. The source hubs of the transistors are associated with hubs N1 and N2 of draw up and pull-down rationale, separately. The voltage possibilities at hubs N2 and N1 controls the exchanging of transistors LCT1 and LCT2 individually. This wiring setup guarantees that one of the LCTs is constantly close to its cutoff area, independent of the info vector connected to the NAND gate.

V. CONCLUSIONS

An IC comprises of many circuits of which a few circuits have basic way, though a few circuits have no predetermined basic way. LECTOR procedure is utilized to configuration circuits with no basic way and MTCMOS system is utilized to configuration circuits with basic ways. At the point when connected to non specific rationale circuits, the LECTOR method accomplishes up to 40-45% spillage decrease over the traditional circuits without influencing the dynamic power. The proposed full viper circuit planned with MTCMOS procedure accomplished 20.99% power diminishment and 4.95% defer decrease with no region overhead for 90nm innovation.

REFERENCES

[1] P. Verma, R. A. Mishra, "*Leakage power and delay analysis of LECTOR based CMOS circuits*", *Int'l conf. on computer & communication technology ICCCT* 2011.

[2] H. Narender and R. Nagarajan, "*LECTOR: A technique for leakage reduction in CMOS circuits*", *IEEE trans. on VLSI systems*, vol. 12, no. 2, Feb. 2004.

[3] B. Dilip and P. Surya Prasad, "*Design of Leakage Power Reduced Static RAM using LECTOR*", *International Journal of Computer Science and Information Technologies, IJCSIT*, vol. 3 (3), 2012.

[4] John F. Wakerly, "*Digital Design- Principles and Practices*", fourth edition.

[5] M. D. Powell, S. H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar, "*Gated-Vdd: A ciruit technique to reduce leakage in deep submicron cache memories*," in Proc. *IEEE ISLPED*, 2000, pp. 90-95.

Author Name R. Purushotham Naik received M. Tech. in VLSI SYSTEM & DESIGN from JNTUH, and having 10 years of experience in teaching currently pursuing Ph. D IN sun rise university, Alwar, Rajasthan.

 DOI : 10.18231/2454-9150.2017.0011